NationMaster - Encyclopedia: AVR32

The AVR32 is a 32-bit RISC microprocessor architecture designed by Atmel. The microprocessor architecture was designed by a handful of people educated at the Norwegian University of Science and Technology, including lead designer Øyvind Strøm, PhD and CPU architect Erik Renno, M.Sc in Atmel's Norwegian design center. 32-bit is a term applied to processors, and computer architectures which manipulate the address and data in 32-bit chunks. ... Reduced Instruction Set Computer (RISC), is a microprocessor CPU design philosophy that favors a smaller and simpler set of instructions that all take about the same amount of time to execute. ... A microprocessor is a programmable digital electronic component that incorporates the functions of a central processing unit (CPU) on a single semiconducting integrated circuit (IC). ... Atmel ATMEGA32 microcontroller Atmel AT90S2333 microcontroller Atmel Corporation (NASDAQ: ATML) is a manufacturer of semiconductors, founded in 1984. ... The Norwegian University of Science and Technology, known by its Norwegian acronym NTNU (from Norges teknisk-naturvitenskapelige universitet), is located in Trondheim. ...

The AVR32 Architecture consists of several micro-architectures, most notably the AVR32A and AVR32B architectures, which describes fixed additions to the Instruction Set Architecture, configurations of the register file and the use of instruction and data-caches. Further descriptions are found in the AVR32 Architecture Manual.

The AVR32 Instruction Set Architecture consists of 16-bit (compact) and 32-bit (extended) instructions, with several specialized instructions not found in architectures like MIPS32 or ARMv5 or ARMv6 ISA. Several U.S. patents are filed for the AVR32 ISA and design platform. A MIPS R4400 microprocessor made by Toshiba. ...

Just like the AVR 8-bit microcontroller architecture, the AVR32 was designed for extremely efficient code density and performance per clock cycle. Atmel used the independent benchmark consortium EEMBC to benchmark the architecture with various compilers and consistently outperformed both ARMv5 16-bit (THUMB) code and ARMv5 32-bit (ARM) code by as much as 50% on code-size and 3X on performance. The AVR is a Harvard architecture 8-bit RISC single chip microcontroller (ÂµC) which was developed by Atmel in 1996. ... EEMBC, the Embedded Microprocessor Benchmark Consortium, is a non-profit organization formed in 1997 with the aim of developing meaningful performance benchmarks for the hardware and software used in embedded systems. ... The ARM architecture (previously, the Advanced RISC Machine, and prior to that Acorn RISC Machine) is a 32-bit RISC processor architecture developed by ARM Limited that is widely used in a number of embedded designs. ... The ARM architecture (previously, the Advanced RISC Machine, and prior to that Acorn RISC Machine) is a 32-bit RISC processor architecture developed by ARM Limited that is widely used in a number of embedded designs. ...

The AVR32 architecture is solely used in Atmel's own products. Atmel launched in 2006 the first implementation of the AVR32 architecture: the AVR32 AP core, a 7-stage pipelined, cache-based design platform. This implementation of the AVR32 architecture adds SIMD (single instruction multiple data) DSP (digital signal processing) instructions to the RISC instruction-set, in addition to Java hardware acceleration. For other uses, see cache (disambiguation). ... -1... A digital signal processor (DSP) is a specialized microprocessor designed specifically for digital signal processing, generally in real-time. ... Digital signal processing (DSP) is the study of signals in a digital representation and the processing methods of these signals. ... Reduced Instruction Set Computer (RISC), is a microprocessor CPU design philosophy that favors a smaller and simpler set of instructions that all take about the same amount of time to execute. ...

In 2007, Atmel launched the second implementation of the AVR32 architecture: the AVR32 UC core. The AVR32 UC core uses a three-stage pipelined Harvard architecture specially designed to optimize instruction fetches from on-chip flash memory. The AVR32 UC core shares the same instruction set architecture (ISA) as its AVR32 AP parent, with over 220 modeless instructions available as 16-bit compact and 32-bit extended instructions. The ISA features atomic bit manipulation to control on-chip peripherals and general purpose IOs and fixed point DSP arithmetic. A USB flash drive. ... A digital signal processor (DSP) is a specialized microprocessor designed specifically for digital signal processing, generally in real-time. ...

Most instructions are executed single-cycle and the MAC-unit is capable of performing 48 arithmetic in one cycle. In computing, especially digital signal processing, multiply-accumulate is a common operation that computes the product of two numbers and adds that product to an accumulator. ...

Any resemblance to the 8-bit AVR is only with respect to the design center (both architectures originated out of Atmel Norway, Trondheim) and some of the debug-tools. County District Municipality NO-1601 Administrative centre Trondheim Mayor (2003-) Rita Ottervik (AP) Official language form Neutral Area - Total - Land - Percentage Ranked 258 342 kmÂ² 322 kmÂ² 0. ...

Devices - AP Core

Devices with flash memory - UC Core

Dhrystone is a synthetic benchmark program developed in 1984 by Reinhold P. Weicker intended to be representative of system (integer) programming. ...

Boards

External links

Category: Microcontrollers The GNU Compiler Collection (usually shortened to GCC) is a set of programming language compilers produced by the GNU Project. ... The GNU Binutils is a collection of programming tools developed by the Free Software Foundation for the manipulation of object code in various object file formats. ... This article does not cite any references or sources. ... The Power Architecture logo Power Architecture is a broad term to describe similar instruction sets for RISC microprocessors developed and manufactured by such companies as IBM, Freescale, AMCC, Tundra and P.A. Semi. ... The ARM architecture (previously, the Advanced RISC Machine, and prior to that Acorn RISC Machine) is a 32-bit RISC processor architecture developed by ARM Limited that is widely used in a number of embedded designs. ... DEC Alpha AXP 21064 Microprocessor die photo Package for DEC Alpha AXP 21064 Microprocessor Alpha AXP 21064 bare die mounted on a business card with some statistics The DEC Alpha, also known as the Alpha AXP, is a 64-bit RISC microprocessor originally developed and fabricated by Digital Equipment Corp... The AVR is a Harvard architecture 8-bit RISC single chip microcontroller (ÂµC) which was developed by Atmel in 1996. ... This article needs to be cleaned up to conform to a higher standard of quality. ... A MIPS R4400 microprocessor made by Toshiba. ... HP PA-RISC 7300LC Microprocessor PA-RISC is a microprocessor architecture developed by Hewlett-Packards Systems & VLSI Technology Operation. ... Sun UltraSPARC II Microprocessor Sun UltraSPARC T1 (Niagara 8 Core) SPARC (Scalable Processor Architecture) is a RISC microprocessor instruction set architecture originally designed in 1985 by Sun Microsystems. ... The SuperHichem (or SH) is brandname of a certain microcontroller and microprocessor architecture. ... Intels i960 (or 80960) was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller, becoming a best-selling CPU in that field, along with the competing AMD 29000. ... AMD 29000 Microprocessor The AMD 29000, often simply 29k, was a popular family of RISC-based 32-bit microprocessors and microcontrollers from Advanced Micro Devices. ... The 88000 (m88k for short) is a microprocessor design produced by Motorola. ... Nios II is the second-generation soft-core embedded processor after Nios from Altera. ... The MicroBlaze is a soft processor core from Xilinx for use in Xilinx FPGAs. ... The PicoBlaze is a free soft processor core from Xilinx for use in FPGAs. ... LatticeMico32 is a 32-bit microprocessor soft core from Lattice Semiconductor optimized for Field Programmable Gate Arrays (FPGAs). ... A XAPÂ® processor provides the computation element within an Integrated Circuit that has to process digital data. ... The Clipper architecture is a 32-bit RISC-like instruction set architecture designed by Fairchild Semiconductor. ...

Contents

Devices - AP Core GA_googleFillSlot("encyclopedia_square");

Devices with flash memory - UC Core

Boards

External links

Devices - AP Core