It has been suggested that this article or section be merged into Standard cell. (Discuss)

This article or section needs to be wikified to meet Wikipedia's quality standards. Please help improve this article with relevant internal links. (April 2007)

In electronic design, library often refers to a collection of cells, macros or functional units that perform common operations and are used to build more complex logic blocks. Image File history File links Merge-arrow. ... Standard Cell design involves compiling Hardware definition Language HDL designs into standard logic libraries. ... Image File history File links Wikitext. ... This article is about the engineering discipline. ...

A standard cell library is a collection of low level logic functions such as AND, OR, INVERT, flip-flops, latches and buffers. These cells are realized as fixed height, variable width full custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimised full custom layouts, which minimise delays and area.

A typical standard cell library contains two main components:

1. Timing Abstract (This is generally in the Synopsys Liberty format)
   This provides functional definitions, timing, power and noise information for each cell.
2. Layout Abstract (Common formats that are in use are the Cadence LEF format, and the Synopsys Milkyway format)
   These contain reduced information about the cell layouts, which is sufficient for automated "Place and Route" tools.

They also may contain the following additional components:

1. A full layout of the cells
2. Spice models of the cells
3. Verilog models or VHDL Vital models
4. Parasitic extraction models
5. DRC rule decks

An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates.