OpenRISC is an open sourcehardwareRISCCPU design by OpenCores released under the GNU Lesser General Public License. The design is implemented in the veriloghardware description language and has been manufactured successfully as an ASIC as well as being hosted in FPGA environments. Open source refers to projects that are open to the public and which draw on other projects that are freely available to the general public. ... Open source hardware is computer, or electronics, hardware that is designed in the same fashion as open source software. ... Reduced Instruction Set Computer (RISC), is a microprocessor CPU design philosophy that favors a smaller and simpler set of instructions that all take about the same amount of time to execute. ... CPU redirects here. ... OpenCores is a loose collection of people who are interested in developing open source hardware (digital hardware) through electronic design automation, with a similar ethos to the free software movement. ... GNU logo The GNU Lesser General Public License (formerly the GNU Library General Public License) is a free software license published by the Free Software Foundation. ... Verilog is a hardware description language (HDL) used to model electronic systems. ... In electronics, a hardware description language or HDL is any language from a class of computer languages for formal description of electronic circuits. ... An ASIC (Application-Specific Integrated Circuit) is an integrated circuit (IC) customised for a particular use, rather than intended for general-purpose use. ... An Altera FPGA with 20,000 cells. ...
The GNU toolchain has been ported to OpenRISC to support development in several languages and Linux and uClinux have been ported to the processor. The GNU toolchain is a blanket term given to the programming tools produced by the GNU project. ... Linux (also known as GNU/Linux) is a Unix-like computer operating system. ... uClinux (which stands for MicroControllerLinux and is pronounced as you-see-Linux) is a Linux distro operating system for microcontrollers (µCs, embedded systems) without a memory management unit (MMU). ...
LEON is an open source hardware 32-bit RISC CPU. It is SPARC V8 (1987) instruction compatible, and designed by Gaisler Research and the European Space Agency. ... OpenSPARC is an open source project initiated in December 2005. ... S1 Core (codename Sirocco) is a microprocessor design developed by Simply RISC. Based on Sun Microsystems UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the license Sun chose for the OpenSPARC project. ...
The design is implemented in the veriloghardware description language and has been manufactured successfully as an ASIC as well as being hosted in FPGA environments.
The GNU toolchain has been ported to OpenRISC to support development in several languages and Linux and uClinux have been ported to the processor.
Nevertheless, the OpenCores organization said it is working on an OpenRISC version that executes the MIPS-I instruction set of MIPS Technologies, Mountain View, Calif., an ARM rival.
OpenRISC 1000, which is not a clone and executes its own set of instructions, is due to be available from the OpenCores website in a matter of days.
Lampret is still refining OpenRISC and has a superscalar version of the core, he also has a "lite" version which could be adapted to run MIPS-I code, Lampret said.
Feeds |
Contact